Cansat
/
RFM69_LowPowerLab
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Do not redefine RF69_SPI_CS 

Avoids `RFM69.h:141:0: warning: "RF69_SPI_CS" redefined [enabled by default]'
Remove esp8266 & esp32 flags, always infer the value through SS
This commit is contained in:
Max Prokhorov 2021-01-24 19:20:22 +03:00 committed by GitHub
parent 7db941d3c8
commit 56a4556ef3
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
RFM69.h
View File

@ -118,8 +118,6 @@
#endif #endif
//////////////////////////////////////////////////// ////////////////////////////////////////////////////
#define RF69_SPI_CS SS // SS is the SPI slave select pin, for instance D10 on ATmega328
// INT0 on AVRs should be connected to RFM69's DIO0 (ex on ATmega328 it's D2, on ATmega644/1284 it's D2) // INT0 on AVRs should be connected to RFM69's DIO0 (ex on ATmega328 it's D2, on ATmega644/1284 it's D2)
#if defined(__AVR_ATmega168__) || defined(__AVR_ATmega328P__) || defined(__AVR_ATmega88) || defined(__AVR_ATmega8__) || defined(__AVR_ATmega88__) #if defined(__AVR_ATmega168__) || defined(__AVR_ATmega328P__) || defined(__AVR_ATmega88) || defined(__AVR_ATmega8__) || defined(__AVR_ATmega88__)
#define RF69_IRQ_PIN 2 #define RF69_IRQ_PIN 2
@ -138,14 +136,14 @@
#define RF69_IRQ_PIN 3 #define RF69_IRQ_PIN 3
#elif defined(ESP8266) #elif defined(ESP8266)
#define RF69_IRQ_PIN 4 #define RF69_IRQ_PIN 4
#define RF69_SPI_CS 15
#elif defined(ESP32) #elif defined(ESP32)
#define RF69_IRQ_PIN 2 #define RF69_IRQ_PIN 2
#define RF69_SPI_CS 5
#else #else
#define RF69_IRQ_PIN 2 #define RF69_IRQ_PIN 2
#endif #endif
#define RF69_SPI_CS SS // SS is the SPI slave select pin, for instance D10 on ATmega328
#define RF69_MAX_DATA_LEN 61 // to take advantage of the built in AES/CRC we want to limit the frame size to the internal FIFO size (66 bytes - 3 bytes overhead - 2 bytes crc) #define RF69_MAX_DATA_LEN 61 // to take advantage of the built in AES/CRC we want to limit the frame size to the internal FIFO size (66 bytes - 3 bytes overhead - 2 bytes crc)
#define CSMA_LIMIT -90 // upper RX signal sensitivity threshold in dBm for carrier sense access #define CSMA_LIMIT -90 // upper RX signal sensitivity threshold in dBm for carrier sense access
#define RF69_MODE_SLEEP 0 // XTAL OFF #define RF69_MODE_SLEEP 0 // XTAL OFF